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SUMMARY
A new family of semiconductor switches using double injection techniques
o	 and compensated deep impurities is described. They have the potential to
co
	
raise switching voltages a factor of ten higher (up to 100 kV) than p-n junc-
`;'	 tion devices while exhibiting extremely low (or zero) forward voltage. Several
`"	 potential power switching applications are indicated.
INTRODUCTION
A new family of semiconductor devices is being developed based on bulk
effects of deep energy level impurities, such as gold and electron radiation,
in silicon, gallium-arsenide and silicon-germanium alloys. These deep impur-
ity semiconductors represent a departure from traditional p-n junction devices.
The deep energy-level impurities enhance active-charge dynamic interactions in
the midrange of the semiconductor bandgap, aside from simple bimolecular
recombination. The initiation and control of these bandgap interactions,
which are being investigated, expand the range of device applications as com-
pared with ordinary p-n junction devices (refs. 1 to 4).
These new semiconductors have the potential to raise the switching vol-
tage a factor of ten higher than p-n junction devices while exhibiting
extremely low (or zero) forward voltage. Figure 1 illustrates the possibili-
ties based on early theoretical studies, but confirmed by actual experimental
data as shown. The practical upper limit appears to be nearly 100 kV.
The new Double Injection, Deep Impurity (DI) 2 semiconductor switches
depend on the trapping characteristics of compensated deep impurities near the
midpoint of the energy bandgap in a bulk semiconductor under double charge
injection at the electrodes. Recent studies of gating phenomena give evidence
for many potential circuit applications for the (DI) 2 switch because of its
thyristor-like switching characteristics. Figure 2 depicts a gen?ralized
volt-ampere characteristic curve showing the switching effects using two types
of gates. The MOS gate alters the threshold level, and the injection gate
modifies the holding voltage, either pushing it toward zero or toward higher
voltage to assist turn-off, depending on gate polarity. Thus, high voltage,
very low forward dro p , gate turn-off switches appear feasible.
At present, work is underway to develop (DI) 2 devices capable of block-
ing 1 to 10 kV and handling 1 to 10 A (ref. 5). Manufacturing feasibility of
a 2000 v , 2 A (DI) 2
 switch was recently demonstrated. Solid state switch-
gear using such devices rather than conventional semiconductors may be much
more efficient, more versatile in spacecraft applications, and much smaller
and lighter weight (ref. 6).
	 In addition to switching high voltage and power,
many other deep impurity devices based on suitable manipulations of the topol-
ogy, processes, and bandgap interactions are possible. For example, a wide
........................
selection of switching devices operating down to TTL voltage levels and IC
devices providing voltage controlled delays (from microseconds to nearly a
second) have been demonstrated. The new semiconductor family also includes
several very sensitive, microelectronic gas-flow, temperature and magnetic
field transducers, and some extrinsic infrared and opticzl detectors (ref. 7).
This paper will describe some of the latest developments and innovations
in this new family of semiconductor devices. Primary emphasis will be on the
(DI) 2
 switch technology for switching applications in power electronics for
both aerospace and terrestrial power systems.
(0I) 2 IN SILICON
The (0l) 2 semiconductors described in this paper incorporate deep
impurity levels compensated by shallow impurities in the intrinsic (or bulk)
region to provide the basis of operation. Figure 3 shows a cross section of a
simple, planar (DI) 2 device (ref. 8). The bulk material is gold-doped sili-
con, compensated by a shallow donor such as phosphorus. The anode and cathode
are formed by diffusing p + - and n + -regions into the bulk material. These
regions provide efficient ohmic contacts and the appropriate band bending at
the surface to promote high level injection of both holes and electrons.
The lower portion of figure 3 shows an energy level diagram of the com-
pensated, gold-doped device. The n-type shallow impurity effectively moves
the Fermi level to the gold acceptor level at -0.54 eV. This compensates the
trap in such a manner that it will accept and hcld an electron or hole and
empty only when gated, that is, by the effect of high induced fields rather
than thermally. Had a p-type shallow impurity been added to the gold-60ped
bulk silicon the gold donor level at 0.35 eV would have been activated and
dominated the device behavior.
Most of the work to date has involved the gold acceptor level near the
center of the silicon band gap at 0.54 eV below the conduction band. Gold was
selected because of the relative ease of diffusion and the vast amount of
literature available. Thallium, zinc, and cobalt have also been studied in
some detail. Considerable effort is also being focussed on election irradia-
tion with subsequent annealing as a method of introducing and controlling
several deep levels.
In the gateless (DI) 2 diode, switching occurs when the applied voltage
exceeds a threshold voltage, V Th. Operation actually begins with high level
infection primarily of electrons as voltage is applied across the electrodes.
Since the deep traps of a compensated material as in figure 3 are negatively
charged, they form giant coulombic traps that provide recombination sites for
holes. The off state is governed by the simple ohmic resistance of the bulk
material (usual greater than 10 5. 9 cm for gold-doped Si) and ultimately by
an electronic space charge near the cathode. This is much like a typical
vacuum tube.
Switching occurs as the voltage is increased and the infected holes nei-
tralize the negative deep traps and allow a rapid transit of holes across the
channel length. This happens when the hole transit time equals the off-state
hole lifetime and the negative space charge is neutralized. This leads to the
characteristic s-type switching phenomenon as shown in figure 4.
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The current-voltage curves of the (DI) 2 devices are typically charac-
terized by a threshold voltage, V Th , followed by a negative resistance region
and resulting in a high current region with a holding voltage, V H , as shown
in figure 4. The threshold and holding voltages are simply proportional to
the square of the separation length (L) between anode and cathode and are pri-
marily dependent on the deep impurity concentration. It has been shown that a
very short hole lifetime results in a high value of VTh and a short transit
time under switching conditions. These characteristics have been studied and
modeled by Lampert and Mark (ref. 9) and by Ashley and Milnes (ref. 10).
The square law dependence of V Th and VH involves respective propor-
tionality constants for a given bulk material that depends on trapping cross
section, thermal velocity, trap concentration, and hole mobility. This depen-
dence has been verified experimentally up to 2 kV at channel lengths of 1.0 to
1.5 mm. Bulk avalanche breakdown determines the limiting value of VTh-
Theoretically, the proportionality constant can be scaled by trap concentra-
tion until the fundamental limit is reached. Fifty to 100 kV appears to be,
however, a practical upper limit for a single device made of Si or GaAs.
When the (DI) 2 switch is in the ON state, plasma filaments that are
essentially neutral are formed in the channel. The ON state regime is desig-
nated "c" in the curve of figure 4. This filamentary plasma may have densities
as high as 106 to 10 7 A/cm2 . In typical devices, however, with charnel lengths
less than 0.1 mm the current densities are generally in the order of 10 3
 A/cm2.
The device current may, in principle, be scaled up as a function of the
electrode area. The ON state holding voltage, V H , of the plasma, however, is
dependent on the channel length. Thus, individual plasma filaments will be
struck wherever the microscopic lnterelectrode spacing is a minimum or field
concentration is highest. It has been shown (ref. 4) that shaped small pro-
trusions within the electrodes can provide preferential locations for plasma
filament formation. This spreads the filaments throughout the channel in a
predictable manner, preventing hot spots and increasing the current handling
ability. With reasonable care in the design and fabrication current levels in
	 i
the tens to hundreds of amperes should be possible.
Several electrode configurations and topologies have been investigated.
For example, the placement of an n +
 diffusion guard ring around the anode
increased VTh and decreased V H (11). The most significant development in
improving electrode efficiency is the shorted anode double injection switching
(SADIS) electrode (ref. 12). This electrode commonly referred to as a sym-
metrical or Shieh electrode is shown in the circular lateral device of fig-
ure 5.	 In this device both electrodes are symmetrical, that is, they have an
n + region surrounding the p + region.
The SADIS electrode decreases the hole injection efficiency in the pre-
breakdown regime at the anode. This increases V- h . This electrode allows
more negative space charge buildup, since sufficient holes are not available
to neutralize them. Hole injection will be inhibited until the channel bias
voltage exceeds a diode drop, which is developed by electron current glow
through the internal resistance near the anode. This electrode combined with
a circular topology as in figure 5 has demonstrated a V Th = 2 kV and currents
up to 2 A in subsequent work to that reported in reference 5. Some typical
response curves are shown in figure 6 for one of the experimental devices
operating at VTh = 1350 V and a current of 425 mA at a holding voltage of
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80 W. This is an early device with no gates. With only minimum heat sinking,
currents in this type of (DI) 2 switch have been pushed over one ampere and
pulsed to 10 A. Work continues in many areas to reduce the holding vo'*Itage by
process improvements, topology variations, modeling, and addition of gating
electrodes.
SWITCHING PRINCIPLES
There are numerous gating schemes possible for (DI) 2 devices. Typical
gating can be any combination of optical, current injection or MOS. Most work
to date has involved electrical gating of the injection or MOS type. For
fast, h!gh voltage switching, however, optical triggering may be preferred.
In the the (DI) 2
 device optical gating is obtained by extrinsic ioniza-
tion (or deionization) of the active impurity rather than electron-hole pair
creation (ref. 13). The time response of the optical gating is determined by
the product of the optical capture cross section and the photon flux. Multi-
ple internal reflection techniques and selection of light of appropriate wave-
lengths can improve the response. Photon capture is maximized at energies in
the rage of 1.5 to 1.7 times the separation energy between the deep level and
the band edge. For fast switching a topology should be chosen to provide com-
plete illumination of the channel in order to affect all the charge states
nearly simultaneously. Figure 7 shows a V-groove method of light gating of a
conceptual (DI) 2 switch.
For a planar (DI) 2 device topology an MOS gate is strategically placed
near channel center and constructed so that a voltage may be applied across a
thin oxide of about 1200 . The current-voltage characteristic and a speci-
fic experimental design of a MOS-Gated device are shown in figure 8 (ref. 4).
The MOS gate triggers the device ON when a positive pulse (V GC ) is applied
to the gate. As shown in the diagram, a negative voltage raises the threshold
voltage, VTh . Even with the gate attached to the cathode and V GC = 0,
VTh is nearly doubled over a similar device without a MOS gate.
Modeling of the effects of MOS gates indicate that the gating effect is
caused by bending of energy bands near the surface (ref. 4). Applying a large,
positive VGC bends the bands downward fully ionizing the gold acceptors.
Conversely, applying a large, negative V GC leads to fully neutralized gold
levels by bending the energy band upward. As the neutral guld levels increase,
a barrier for electron current is formed pushing the current path into the
bulk and away from the surface. This leads to a s&turated high threshold vol-
tage. Tuntasood (ref. 4) has calculated that the MOS gate influences current
flow into the bulk 3 to 4 um. A negative V GC pushes the hole current
away from the surface and into the bulk.
Injection gates are formed by diffusing in a p+ or n + region in the
channel between anode and cathode. Figure 9 shows a planar (DI) 2 switch
wiih an injection gate. Infection gates have been shown to control VTh
(ref. 2), V H
 (ref. 3) and the onset of N-type switching in the negative
resistance region (ref. 14). This N-type characteristic is of interest for
oscillators and certain sensors, but will not be discussed in detail in this
paper on power switching devices.
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Most of the investigations using infection gates have used p + hole
infecting gates. Figure 10 shows some very remarkable results with the super-
position of several oscilloscope traces of switching in a (DI) 2 infection
gated device (ref. 3). As the gate-t,)-cathode voltage is made more negative
(in -4 V increments) the holding voltage, V H , is decreased toward zero. This
represents the very intriguing possibility of a zero forward voltage switch.
In this small. planar device significant gate power was required to move VH.
More recent devices have reduced the inherent V H by factors of 4 or 5 and
have cut the required gate power such that ON state power gains of 10 or more
now appear feasible.
The placement of the gate in the central region of the channel gives it
maximum sensit'vity. Lampert (ref. 9) has shown that the peak field in the
channel of a DI device moves to channel center at the onset of high conduc-
tion. Increased hole injection from the gate suppresses the negative space
charge in the gate region and moves the point of charge neutrality toward the
center (ref. 2).
Kapoor (ref. 15) demonstrated, however, that a (DI) 2 device with injec-
tion gate-controlled V H has a reduced sensitivity for control of V Th . This
leads to the consideration of multiple gates for switching and control as shown
in figure 2. The cross section of a (DI) 2 switch with both MOS and injection
gates is shown in figure 11.
For gated switching the switching time can be shorter than the hole life-
time (the order of 10 nsec) if the (DI) 2 device is initially biased near
V Th . The limitation of hole lifetime, however, depends on the type and nature
of the deep impurity. The delay time to turn-on after gating depends on the
hole trap fill time. Once the device is ON the hole lifetime changes from the
short OFF state value to a longer steady state lifetime.
The fall time appears to be much slower in general than the rise time.
Fall time is controlled by the traps returning to equilibrium, which in prin-
-iple could be extremely fast, but usually is not. Certainly a great variety
of deep impurities, topjlogies and bulk materials need to be studied for
improving fall time. The shortest fall times are expected with direct bandgap
materials such as GaAs, which is in the early stages of study.
APPLICATIONS
The range of potential applications and the benefits of this technology
'in terms of expanded power ranges, reduced size, weight, and -ost, and in the
possibility of integrated circuit compatibility are quite extensive. Most of
the effort to date, however, has been directed toward the development of high
voltage, high power switches. The primary interest is switches with gate con-
trolled V Th , controllable VH
 and very low forward voltage drop. The
goal has been a thyristor-like switching characteristic with both turn-on and
turn-off capability. Switching speeds of the order of a microsecond appear
feasible in principle and are desirous for many uses. Thus far, however,
microsecord switching has only been obtained in relatively small, low power
devices.
.(DI) 2
 switches are being designed and characterized for specific appli-
cations as high voltage ON/OFF switches, circuit breakers, and remote power
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controllers. Solid state switchgear using these devices could be smaller,
lighter weight, more efficient, and more versatile in future large space power
systems. Studies are presently being conducted or planned to fully measure
the switching times and terminal characteristics of the (DI) 2 devices in
inverter and converter circuits. In additior a comprehensive computer model
of the (DI) 2 switch is rapidly becoming a va,uable tool to assist both in
the design of devices and in the understanding of their switching
characteristics.
At the other end of the power spectrum, very low voltage switches and
zero voltage drop diodes are being investigated for low voltage power supplies
and TTL compatible IC a pplications. Additional work continues on various
other low power (DI) 2 uevices of interest for logic and control circuit
applications. For example, devices exhibiting voltage controlled delays, vol-
tage controlled oscillations, and pulse-width-modulator functions are being
investigated (ref. 16).
CONCLUSIONS
The primary benefits of the new family of high voltage (DI) 2 semicon-
ductor switches appear to have the potential to switch v)ltages in the tens of
kilovolts and control power in the multi-kilowatt levels
	 To date 2 kV, 2 A
devices have been demonstrated 	 The feasibility of gatir,g the devices ON and
OFF like a gate turn-off thyristor with low forward drop could yield extremely
good efficiency for high power switching applications.
This technology for all its promise is still in relatively early stages
of development when compared to the more mature p-n junction technology. Much
R & D work is underway to bring the (DI) 2 semiconductor family to levels of
technology readiness for future aerospace power applications. The potential
benefits of (DI) 2 devices, however, and their fabrication methods using con-
vential semiconductor materials, processing and planar topologies should enable
the rapid transfer of this technology from the university and the R & D labor-
atories into industrial praduction and use.
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